Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/US05/008212

International filing date: 10 March 2005 (10.03.2005)

Document type: Certified copy of priority document

Document details: Country/Office: US

Number: 60/552,308


Filing date: 10 March 2004 (10.03.2004)

Date of receipt at the International Bureau: 18 April 2005 (18.04.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)





'4'(d) Anil (100) Vancoda (na 12812; preus ben'is; salanti, codias:

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

April 05, 2005

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/552,308

FILING DATE: March 10, 2004

RELATED PCT APPLICATION NUMBER: PCT/US05/08212

1304707

Certified by

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

"Express Mail" Mailing Label Number: EU 85724 6419 US

indicated above and is addressed to this Commissioner of Patents and Trademarks.

name of person mailing paper or fee

Signature of person mailing paper or fee

I hereby certify that this provisional is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date

PROVISIONAL APPLICATION

Michelle Denise Griglione

Case: 5

Title: Creation of A High Ge Concentration SiGe Layer In BiCMOS Processing

Through Thermal Oxidation of the SiGe Base Laver

COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VIRGINIA 22313-1450

PROVISIONAL APPLICATION COVER SHEET

SIR:

This is a request to file a Provisional Application under 37 CFR 1.53 (c).

***check boxes with fill in bars

[] [2] pages in Specification

[] I] sheet(s) of Drawing(s)

[] The invention was made by an agency of the United States Government or under a contract with an agency of the United States Government.

[] The name of the U.S. Government agency and the Government contract number are: [Fill in Agency Name / Contract #].

Inventor(s): (full name and address)

Michelle Denise Griglione
8600 OldBridge Lane

The Commissioner is hereby authorized to charge **Agere Systems Deposit Account No. 501735** the amount of \$160.00 to cover the cost of the filing fee. In the event of any non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Account No. 501735** as required to correct the error.

Please address all correspondence to **Docket Administrator**, **Agere Systems Inc.**, **4 Connell Drive**, **Room 4U-533C Berkeley Heights**, **NJ 07922-2747**. However, telephone calls should be made to me at **407-371-3250**.

Respectfully,

Ferdinand M. Romano Attorney for Applicant(s)

Reg. No. 32752

Date: 3-41 - 04

Orlando, FL, 32819

UNITED STATES OF AMERICA

Creation of a High Ge Concentration SiGe Layer In Bipolar or BiCMOS Processing Through Thermal Oxidation Of The SiGe Base Layer

In the past, methods for formation of an epitaxially grown layer of SiGe on a Si layer have resulted in layers of SiGe having limited concentrations of Ge. Generally, as the Ge content increases, the compressive strain in the SiGe layer also increases. Undesirable dislocations form in order to relieve strain formed in the SiGe layer. My invention allows a much higher Ge concentration to be achieved in the base regions of SiGe bipolar transistors while minimizing or eliminating lattice defects.

According to the prior methods, epitaxial growth of an as-deposited SiGe base layer film (formed on a Si layer) can have a somewhat elevated Ge concentration, on the order of about 30 percent, through careful control of the temperature, pressure and reactive gas flow rate during growth, and/or selection of a buffer layer between the Si and SiGe layers. Even with careful control of the growth conditions, as well as use of a buffer layer, dislocations within the high-Ge-concentration SiGe layer occur and this has limited the maximum Ge concentration achievable in the layer.

According to the invention, thermal oxidation of a SiGe layer in a bipolar device can result in a defect-free SiGe sublayer along the SiGe/oxide interface, characterized by a high Ge concentration relative to the as-deposited Ge concentration in other portions of the SiGe layer.

Oxidation of a SiGe layer will result in concentration of Ge atoms at the SiGe/oxide interface. It is believed that, during the oxidation process, Ge in the oxidizing region diffuses or otherwise migrates to form a sublayer of SiGe having a relatively high concentration of Ge. After oxidation there is a high Ge-concentration lattice region forming a sublayer of the SiGe layer along the interface of the oxide and the lattice structure. This high Ge concentration sublayer is referred to as a Ge pile-up region. When formed according to the invention the Ge pile-up region has crystalline properties similar, or equivalent, to an epitaxially grown layer and can be nearly or completely defect-free, despite the presence of a high Ge concentration. This invention employs oxidation in bipolar processing to achieve high Ge concentrations in epitaxially grown SiGe base layers. The range of Ge concentration in the low-defect Ge pile-up region can have an upper value of five times or more the original Ge concentration in the as-grown layer.

In a fabrication sequence according to the invention, a graded SiGe base is epitaxially grown on a Si collector layer as is common in standard SiGe BiCMOS processing (See Fig. 1). Typically, a crystalline or polycrystalline Si emitter layer is then epitaxially grown or otherwise deposited on top of the SiGe base. However, in order to form a low-defect density Ge pile-up region along an upper surface of the SiGe base, the SiGe base layer is thermally oxidized before the emitter layer is grown/deposited. (See Fig. 2) It should also be noted that the as-deposited SiGe base layer can have either graded dopant profile or a uniform Ge concentration throughout. A graded profile (with an increased Ge concentration near the upper surface) may facilitate creating an optimum Ge concentration in the Ge pile-up region.

Dry or wet oxidation can be employed to form an oxide layer (predominately a silicon oxide) from the upper portion of the SiGe base layer. Preferably, the oxidation temperature will vary from approximately 700 to 900 °C. Oxidation in this application may be performed at atmospheric pressure. A dry oxidation can be performed at gas flow rates of approximately 2 liters/min. The time duration of oxidation can vary, as this parameter determines the thickness and composition of the Ge pile-up area. In this invention, after oxidation of the SiGe layer, the thermal oxide is removed/stripped using a standard HF etch (See Fig 3), and

the Si emitter layer is then grown/deposited. (See Fig. 4) An exemplary oxidation includes dry oxidation at 900 °C for 1 hour at atmospheric pressure and O₂ flow rate of 2 liters/min.

During thermal oxidation of the SiGe layer, SiO2 (not necessarily stoichiometric) is preferentially produced compared to GeO2. The resulting oxide is therefore almost entirely silicon oxide. It is believed that the unbound Ge accumulates into a reformed lattice region below the oxide interface, creating a SiGe alloy region with high Ge content (i.e., the Ge pile-up region). See Fig. 2. When the base is formed with a graded SiGe layer, i.e., with a relatively high concentration near the surface (for example, 25 percent or more Ge) - as opposed to a uniform concentration of Ge throughout the SiGe layer, a low-defect density single crystal lattice can still be achieved in the Ge pile-up region, and the desirable compressive strain properties of the SiGe will remain. The final result is a defect-free or nearly defect-free SiGe region below the silicon oxide layer wherein the SiGe region is much higher in Ge concentration than achievable by standard epitaxial methods. Removal of the oxide layer from the surface using standard CMOS processing techniques exposes the high concentration SiGe base layer in preparation for emitter deposition/growth. See Fig. 3.

This method can also apply to other microelectronic devices that need low-defect level, high-Ge concentration SiGe layers.

Secondary Ion Mass Spectroscopy can be performed to quantify the concentration of Ge as well as the thickness of the final SiGe layer. TEM can confirm the thickness and crystalline quality of the SiGe layer. Final electrical performance of the bipolar device will reveal improvements attributable to the higher Ge concentration SiGe layer.

The following publications provide information relevant to characteristics and processing of materials in relation to Ge pile up regions and are incorporated herein by reference:

- "Dry Thermal Oxidation Of A Graded SiGe Layer", <u>Applied Physics Letters</u>, Volume 79, Number 22, Pgs 3606- 3608, November 26, 2001

"Oxidation Study of SiGe", <u>Journal of Applied Physics</u>, Volume 65, Number 4, Pgs. 1724-1728, February 1989.

I claim:

A method of manufacturing a semiconductor device comprising:

forming a SiGe base region, having a first upper surface, over a collector region; reacting the base region along the upper surface to form a thermally grown oxide in the first upper

surface;

removing the thermally grown oxide to expose a second upper surface of the base region; and forming an emitter region over the base region.

